



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/524,942	03/14/2000	David J. McDonnell	042390.P6357C	8992
7590 05/20/2004		EXAMINER		
Charles E Shemwell			ELMORE, REBA I	
Blakley Sokolof	ff Taylor & Zafman LLP			
12400 Wilshire			ART UNIT	PAPER NUMBER
7th Floor			2187	11
Los Angeles, C	A 90025		DATE MAILED: 05/20/2004	, (6

Please find below and/or attached an Office communication concerning this application or proceeding.

h

			۸
	Application No.	Applicant(s)	/h~
•	09/524,942	MCDONNELL ET AL.	(
Office Action Summary	Examiner	Art Unit	
	Reba I. Elmore	2187	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet	vith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR RETHE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory properties to reply within the set or extended period for reply will, by some Any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may and a reply within the statutory minimum of the eriod will apply and will expire SIX (6) MO statute, cause the application to become a	ireply be timely filed irty (30) days will be considered timely. INTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on (06 May 2004.		
2a) This action is FINAL . 2b) ⊠	This action is non-final.		
3) Since this application is in condition for alled closed in accordance with the practice under the condition of the cond		·	
Disposition of Claims			
4) ☐ Claim(s) 13-60 is/are pending in the application 4a) Of the above claim(s) is/are with 5) ☐ Claim(s) 45-60 is/are allowed. 6) ☐ Claim(s) 13-44 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction as	ndrawn from consideration.		
Application Papers			
9)☐ The specification is objected to by the Exar	miner.		
10) The drawing(s) filed on is/are: a)	accepted or b) ☐ objected to	by the Examiner.	
Applicant may not request that any objection to	the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the co		•	
11) The oath or declaration is objected to by the	e Examiner. Note the attache	ed Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for force a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Bu * See the attached detailed Office action for a	nents have been received. nents have been received in a priority documents have bee reau (PCT Rule 17.2(a)).	Application No n received in this National Stage	
Attachment(s)			
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date) Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 	
Detect and Total and Off			

Application/Control Number: 09/524,942 Page 2

Art Unit: 2187

DETAILED ACTION

1. Claims 13-60 are presented for examination.

Specification

2. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

35 USC § 103

- 3. The rejection of claims 13-44 as being unpatentable over Martin et al. in view of Keeth et al. is *maintained* from the previous office action.
- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 13-44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Martin et al. in view of Keeth et al.

Martin teaches the present invention (claims 13, 23 and 37) an apparatus and method (e.g., see the Background of the Invention section of the reference), the apparatus and method comprising:

a host side region having a memory access request input and a memory command packet chunk output being taught as a command packet, CDN, from the command bus (e.g., see col. 5, line 65 to col. 6, line 12), a memory command packet chunk being a portion of a memory

٠.

Application/Control Number: 09/524,942

Art Unit: 2187

command packet, the host side region to be clocked by a first clock as being taught as the processor clock frequency of the processor which is equivalent to the host side region of the system (e.g., see col. 1, line 9 to col. 2, line 54);

a memory side region having a memory command packet chunk input coupled to the memory command packet chunk output, the memory side region to be clocked by a second clock with the operating speed of the memory devices being different from the processor operating speed as the memory controller for the system memory devices using a clock frequency substantially lower than the clock frequency of the processor (e.g., see col. 1, line 51 to col. 2, line 5);

the second clock different than the first clock with a first and second clock being taught as a master clock signal and a data clock signal (e.g., see col. 2, lines 55-62);

a memory coupled to the memory side region (e.g., see Figure 3, elements 80a-80h); and, a DRAM memory coupled to the memory side region (e.g., see col. 1, line 51 to col. 2, line 39).

Martin teaches the above elements of the present invention, however, this reference does not specifically teach details of the memory being connected to the processor through a memory controller. Keeth teaches the same basic system as Martin and includes the use of a memory controller for accessing the synchronous DRAM at the slower operating clock frequency required by the memory devices (e.g., see col. 8, line 32 to col. 10, line 32). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaches of Keeth with the teaching of Martin because the teachings of Keeth are additional improvements to the Martin invention and specifically teaches using the memory controller (e.g.,

Application/Control Number: 09/524,942

Art Unit: 2187

see Figures 1-9). The Keeth reference describes the additional features for the same basic system of Martin and is therefor combinable with the Martin reference. Keeth also teaches the basic concept of the packet containing 'chunks' or 'portions'.

As to claim 14, Martin teaches the memory command packet chunk output further comprises a row output and a column output as separate row latches and column latches (e.g., see col. 5, line 55 to col. 6, line 27).

As to claims 15 and 29, Martin teaches the host side memory controller region further comprises a scheduler coupled to the memory access request input with the scheduler being equivalent to a sequencer for sequencing the output of the command latches, the scheduler configured to generate the memory command packet (e.g., see col. 5, line 55 to col. 6, line 27).

As to claims 16 and 30, Martin teaches the scheduler is coupled to a queue as such a system using read and write buffers (e.g., see col.35, line 32 to col. 4, line 21).

As to claims 17, 31 and 39-41, Martin teaches the memory command packet is a row command to activate a memory row by pre-charging the memory row (e.g., see col. 7, lines 18-31).

As to claims 18, 32 and 42-44, Martin teaches the memory command packet is a column command to read or write to/from a DRAM memory device (e.g., see col. 4, lines 23-54 and col. 7, lines 18-31).

As to claims 19 and 33, Martin teaches the scheduler further comprises logic to determine when resource conflicts in that circuitry is present to resolve latching a defective column by latching a redundant column (e.g., see col. 4, line 55 to col. 5, line 35).

'Application/Control Number: 09/524,942

Art Unit: 2187

As to claims 20 and 34, Martin teaches the host side memory controller region further comprises a second memory command packet chunk output (e.g., see col. 5, line 55 to col. 6, line 27).

As to claims 21 and 35, Martin teaches the second clock is faster than the first clock as the processing speed being much faster than the speed of the memory banks (e.g., see Figure 2).

As to claims 22 and 36, Martin teaches the host side memory controller region is configured to present a second memory command packet chunk upon the second memory command packet chunk output, the second memory command packet chunk a portion of a second memory command packet (e.g., see col. 5, line 55 to col. 6, line 27).

As to claim 24, Martin teaches an external agent configured to read and write to the memory via the memory controller (e.g., see col. 5, line 55 to col. 6, line 27).

As to claim 28, Martin teaches the memory command packet chunk output further comprises a row output and a column output (e.g., see Figure 2).

Martin teaches the independent and intervening claims as given above. Martin does not specifically teach an external agent connected to the memory subsystem having a processor, graphics subsystem and/or an expansion bus master, however, these types of components are common well known elements to be connected to a memory subsystem and official notice is taken thereof. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use an external agent having a processor, a graphics subsystem and/or an expansion bus master because these components connected to a memory subsystem provide a wide variety of available usability and lets a user perform even more tasks. An external agent which would be connected to the memory subsystem would normally have a processor and a

Application/Control Number: 09/524,942 Page 6

Art Unit: 2187

graphics subsystem to provide flexibility which is desirable for a multitude of computer driven activities. An expansion bus provides additional I/O support which is also desirable in computer systems.

6. Claims 45-60 read over the art of record.

Response to Applicant's Remarks

- 7. Applicant's arguments filed May 6, 2004 have been fully considered but they are not persuasive.
- 8. As to the references not teaching 'a memory command packet chunk being a portion of a memory command packet', this limitation is taught to the extent required by the actual claim language. Every packet can be divided into parts or portions or 'chunks' as detailed in the description of Figures 4 and 5 of the Martin reference. Every packet is composed of command words, a row address and a bank address as well as a column address and a back address. Without further detail in the claims as to how the claim language is interpreted, this language is covered by the references.
- 9. As to Martin anticipating the claim element, this is an obvious type rejection using 35 USC 103 and not a rejection using anticipation under 35 USC 102.

Conclusion

- 10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Reba I. Elmore, whose telephone number is (703) 305-9706. The examiner can normally be reached on M-TH from 7:30am to 6:00pm, EST.

Art Unit: 2187

If attempts to reach the examiner by telephone are unsuccessful, the art unit supervisor for AU 2187, Donald Sparks, can be reached for general questions concerning this application at (703) 308-1756. Additionally, the official fax phone number for the art unit is (703) 746-7239. The after-final fax phone number for the art unit is (703) 746-7238. The fax phone number for drafts or non-official communications is (703) 746-7240.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center receptionist whose telephone number is (703) 305-3800/4700.

Reba I. Elmore

Primary Patent Examiner

fla f. Th

Art Unit 2187

May 16, 2004